Login:
Sorted: Name ↑   Downloads   Rate   Size ↑  
downloaded: 5   File size: 483 kb   Manafacture: Cypress  
Category: Displays
@name

The CY7C1353G is equipped with the advanced No Bus Latency™ (NoBL™) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent Write-Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserte

downloaded: 3   File size: 343 kb   Manafacture: Cypress  
Category: Displays
@name

18-bit common I/O architecture • 3.3V core power supply (VDD) • 2.5V/3.3V I/O power supply (VDDQ) • Fast clock-to-output times — 3.5 ns (for 166-MHz device) • Provide high-performance 3-1-1-1 access rate • User-selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences • Separate processor and controller address strobes • Synchronous self-timed writes • Asynchronous Output Enable • Available in JEDEC-standard lead-free 100-Pin TQFP package • “ZZ” Sleep Mode option





Category